dc.contributor.author | Benz, Joscha | |
dc.contributor.author | Gerum, Christoph | |
dc.contributor.author | Bringmann, Oliver | |
dc.date.accessioned | 2019-03-06T14:56:14Z | |
dc.date.available | 2019-03-06T14:56:14Z | |
dc.date.issued | 2018 | |
dc.identifier.isbn | 978-3-9819263-0-9 | |
dc.identifier.uri | http://hdl.handle.net/10900/86661 | |
dc.language.iso | en | de_DE |
dc.relation.uri | http://dx.doi.org/10.23919/DATE.2018.8342230 | de_DE |
dc.rights | info:eu-repo/semantics/closedAccess | |
dc.subject.ddc | 004 | de_DE |
dc.title | Advancing Source-Level Timing Simulation using Loop Acceleration | de_DE |
dc.type | Article | de_DE |
utue.personen.roh | Benz, Joscha | |
utue.personen.roh | Gerum, Christoph | |
utue.personen.roh | Bringmann, Oliver | |
dcterms.isPartOf.ZSTitelID | The 21st Design, Automation and Test in Europe Conference (DATE 2018) | de_DE |
Dateien | Größe | Format | Anzeige |
---|---|---|---|
Zu diesem Dokument gibt es keine Dateien. |